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This work compares the overhead of quantum error correction with concatenated and
topological quantum error-correcting codes. To perform a numerical analysis, we use
the Quantum Resource Estimator Toolbox (QuRE) that we recently developed. We use
QuRE to estimate the number of qubits, quantum gates, and amount of time needed
to factor a 1024-bit number on several candidate quantum technologies that differ in
their clock speed and reliability. We make several interesting observations. First, topo-
logical quantum error correction requires fewer resources when physical gate error rates
are high, white concatenated codes have smaller overhead for physical gate error rates
below approximately 10−7. Consequently, we show that different error-correcting codes
should be chosen for two of the studied physical quantum technologies – ion traps and
superconducting qubits. Second, we observe that the composition of the elementary gate
types occurring in a typical logical circuit, a fault-tolerant circuit protected by the sur-
face code, and a fault-tolerant circuit protected by a concatenated code all differ. This
also suggests that choosing the most appropriate error correction technique depends on
the ability of the future technology to perform specific gates efficiently.
Keywords: quantum error correction, fault tolerance, resource estimation
1 Introduction
In this paper we compare the overhead of quantum error correction in various realistic sce-
narios. In particular, we attempt to answer a question an experimentalist may have: “Should
my computer use a concatenated or topological error-correcting code?” More generally, we
aThe corresponding author’s email address is msuchar@us.ibm.com.
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2 Comparing the Overhead of Topological and Concatenated Quantum Error Correction
provide the methodology and framework to systematically compare the performance of sev-
eral competing designs in quantum computation from the viewpoint of physical technology,
algorithm, or error correction.
The performance of a quantum computer – the number of qubits needed to run a specific
quantum algorithm, its execution time, or the number of quantum gates that need to be
applied – is influenced by many factors. These include properties of the physical architecture,
overhead of error-correcting codes, efficiency of decomposing arbitrary rotations into more
elementary gates [1], the number of distilled magic states [2], or the amount of communication
between qubits. The contribution of these factors to the resource requirements and their
interactions are sometimes difficult to predict, and an accurate performance estimate must
take all of them into account.
To facilitate numerical comparisons, we developed the Quantum Resource Estimator tool-
box (QuRE) [3, 4]. The toolbox estimates resources such as number of qubits, running time
or number of gates for a variety of candidate physical technologies, quantum algorithms,
and quantum error-correcting codes. Unlike previous attempts to estimate resources which
typically focused on one specific technology and one specific error-correcting code [5, 6], the
QuRE toolbox is preloaded with examples of 12 physical technologies, 7 algorithms, and 4
error-correcting codes, and is easily extendable to evaluate other choices.
To accurately estimate the overhead of quantum error correction, the QuRE toolbox heeds
the locality constraints of quantum technologies – two-qubit CNOT gates can only be per-
formed locally on two neighboring physical qubits. To that end, we use a tiled qubit layout
for concatenated codes. Each tile contains physical qubits that represent the state of a single
fault-tolerant logical qubit. To perform CNOT gates inside each tile, either SWAP gates or
ballistic movement must be used to move the two interacting qubits together. Optimized tiled
qubit layouts and movements for the Steane code, Bacon-Shor code, and the Knill’s posts-
election scheme are designed in [7–9]. The QuRE toolbox simulates this movement. QuRE
also uses a tiled qubit layout for the surface code, where a pair of holes, representing a logical
qubit, resides inside a tile. However, the computation and error correction with the surface
code are inherently local, and no swapping of qubits is needed.
To simplify the presentation, we selected the Bacon-Shor and surface codes as represen-
tatives for concatenated and topological codes, and we analyze results for three quantum
technologies that vary in gate times and reliability. The tradeoff of clock speed and reliability
is seen on the supecronducting technology [10] which has a fast clock cycle but relatively un-
reliable gates, and the slower but more reliable ion trap technology [11]. To provide numerical
examples, we chose Shor’s algorithm [12]. This is the best known quantum algorithm and a
1024-bit length of the product is a popular choice in the literature that allows comparison of
our results [5].
In this paper we make the following observations:
• With increasing error rate of the physical technology, the resource requirements of topo-
logical codes increase much more gradually than those of concatenated codes.
• For a typical real-world sized quantum algorithm with 1×1015 logical gates, the surface
code has lower overhead than the Bacon-Shor code when the physical error rate is above
approximately 1× 10−7, and vice versa.
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• The composition of the quantum gates that need to be applied differs based on the
choice of the error-correcting code. The gates that appear in a typical non-fault-tolerant
logical circuit are also different. Whereas logical circuits frequently use S and T gates,
the dominant gates in fault-tolerant circuits are SWAP for concatenated codes and
CNOT for the surface code.
• The optimal choice of error-correcting codes depends on the error properties of the
technology and its ability to perform CNOT and SWAP gates efficiently.
The paper is organized as follows. Section 2 introduces the Bacon-Shor and surface quan-
tum error-correcting codes, and describes how the QuRE toolbox estimates their overhead.
Section 3 describes the properties of three specific physical technologies, properties of the
Shor’s factoring algorithm, and explains how the QuRE toolbox uses these inputs to perform
resource estimation. In Section 4 we show our numerical results, which include the resources
needed for factoring a 1024-bit number, and and then we compare the performance of the
Bacon-Shor and surface code. In Section 4 we also discuss the limitations of our methodology.
2 Quantum Error Correction Overhead
To compare the overhead of concatenated and topological quantum error-correcting codes, we
choose the Bacon-Shor [13] and surface [14] codes as representatives. Here we briefly describe
the properties of the two codes and how the QuRE toolbox estimates their performance.
2.1 The Bacon-Shor Code
The Bacon-Shor code uses nine unreliable qubits to encode a single more reliable qubit. The
code can be concatenated. Each encoded qubit block consists of nine lower-level blocks.
Logical qubits are defined as the fault-tolerant qubits built of a greater number of unreliable
physical qubits, and logical gates are reliable quantum operations applied to the logical qubits.
The Bacon-Shor code belongs to the family of Calderbank-Shor-Steane (CSS) codes. Most
logical gates can be performed transversally, meaning that the operation is applied nine times
to each of the lower level blocks. The S and T gates are non-transversal. High-quality ancillas
must be distilled to perform the S and T operations, and this requires additional resources.
The transversal implementations of the Pauli gates, the H (Hadamard) gate, measure-
ments, and the CNOT (controlled not) gate are shown in Fig. 1. Estimating the cost of
transversal single-qubit gates is straightforward. The cost of a two-qubit CNOT gate de-
pends on the layout of the physical qubits in the architecture because a physical CNOT gate
can be only applied to adjacent qubits.
The S gate can be applied using the circuit in Fig. 2. It uses an ancilla in the state
|+i〉 = |0〉+i|1〉√
2
to generate the required gate. In turn, an encoded |+i〉 state at any level
of concatenation can be obtained via the injection circuit on the left side in Fig. 3, which
teleports an arbitrary lower-level state, in this case |+i〉, into an encoded state |+i〉 at the
cost of decoding (depicted as D in the circuit) an encoded Bell pair. Moreover, since the
injection circuit is not fault-tolerant, a higher fidelity |+i〉 has to be distilled via multiple
successful rounds of the circuit on the right side of Fig. 3.
In order to have a universal gate set, we also need the pi/8 gate, called the T gate. A
fault-tolerant version of this gate also cannot be constructed transversally. Construction of
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Fig. 1. Fault-tolerant implementation of the CNOT gate (on the left), the single qubit gates X,
Y , Z and H (top right), and Z basis measurement (bottom right).
Fig. 2. Application of the S gate requires an ancilla in the |+i〉 state.
Fig. 3. To distill an ancilla in the |+i〉 state, the we first use the circuit on the left to inject the
state into the code space. Then the circuit on the right is used repeatedly to distill a state with
sufficient fidelity.
the T gate requires distillation of a special ancillary state T |+〉 with sufficient fidelity. The
process is similar to the distillation process of the |+i〉 state, and we describe it in [3].
The error correction operation EC must be performed after applying each gate, as well
as periodically on idle qubits. Steane’s syndrome extraction [15, 16] is used. Each syndrome
measurement requires preparation of ancillas in a specific state, application of a number of
CNOT gates, qubit measurements, and a classical parity calculation. To correct errors, the
X and Z gates are applied according to the syndrome.
Since the two-qubit CNOT gates can be only applied to physically adjacent qubits, we
must take the cost of communication into account. We assume that the state of one of the
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two interacting qubits is transferred using a sequence of SWAP operations before applying
the CNOT . Moreover, additional “dummy” qubits must be introduced because two data
qubits cannot be swapped directly. Spedalieri et al. describe optimized tiled qubit operations
for the Bacon-Shor code to minimized the overhead of communication [8]. We use their
optimized operations. Each logical qubit is represented by a two-dimensional tile of 7 by 7
smaller tiles at the next lower concatenation level. It follows that an algorithm with n logical
qubits requires n(7× 7)l physical qubits with l levels of concatenation.
The concatenation level l of the code must be sufficient to correct errors with high proba-
bility. QuRE determines l such that the probability of failure of the quantum computation due
to uncorrected errors is less than approximately 50%. An estimation method from [17] is used.
Let p be the failure probability of a physical gate. The probability that a circuit introduces
two errors, which is an unrecoverable error, is O(p2) = cp2. Here c = 1/pth = 1/2.02×10−5 is
the reciprocal of the error threshold [7]. With l levels of concatenation the failure probability
becomes (cp)2
l
/c. With N gates and error probability at most 0.5, each gate must be accurate
to 0.5/N so it suffices to find l satisfying: (cp)
2l
c ≤ N .
It is convenient to use recursion to express the cost of a gate at the m-th concatenation
level. The QuRE toolbox follows the optimized movement strategy described by Spedalieri
et al. [8] and counts the number of gates required by each operation. The simplest example
of this recursion expresses the number of gates required by the X operation: ops(X(m)) =
9ops(X(m−1)) + ops(EC(m)), where EC(m) represents all gates required by the error correction
circuit. The gate time is time(X(m)) = time(X(m−1)) + time(EC(m)) because the nine X
operations can be performed in parallel. The cost of other gates is estimated similarly.
Our resource estimation uses an ancilla factory model. Sections of the quantum computer
are devoted to producing and distilling the special ancillas required by the S and T gates.
QuRE estimates a sufficient number of distillation rounds so that the error of the distilled
state is lower than the error of reliable Clifford gates protected by the Bacon-Shor code. We
found that 3 to 5 distillation rounds are sufficient. The cost of distillation is added to the
resource estimate.
2.2 The Surface Code
The surface code [14] places qubits on a regular grid, such as the one shown in Fig. 4. An
advantage of the code is locality – all operations can be performed locally without the need
to move qubits. Another advantage of the code is that it can tolerate higher error rates than
concatenated codes.
Fig. 4 shows the qubit layout of the surface code simulated by QuRE. The black circles
represent data qubits that encode the quantum state, and the white qubits represent ancillas
that are used for error syndrome extraction needed to diagnose errors. The syndromes are
determined by measuring type XXXX and ZZZZ stabilizers, a few of which are depicted
in Fig. 4. Syndrome measurement is the most expensive operation because it is performed
continuously in the entire surface. The XXXX and ZZZZ syndromes are extracted using
the circuits in Fig. 6, each of which requires one ancilla. There are enough ancillas in Fig. 4
to allow simultaneous measurement of all syndromes.
Holes in the surface are regions where the stabilizers are not measured. When no holes
are present, the surface code only encodes two logical qubits [14]. To increase the number of
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Fig. 4. Lattice of the surface code. A few
syndromes and a smooth hole are shown.
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Fig. 5. The tiled layout of the surface code. Tiles
contain two smooth holes (dashed).
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Fig. 6. The syndrome measurement circuits. Initialization, four CNOTs and a measurement are
used to obtain syndrome.
encoded qubits, we need to introduce new holes into the surface. One additional logical qubit
is encoded by introducing a pair of smooth or rough holes. Fig. 4 shows an example of a
single “smooth” hole (dashed). The hole is surrounded by XXX stabilizers. “Rough” holes
can be introduced as well, they are shifted by half a cell size, and are surrounded by ZZZ
stabilizers. To count the number of physical qubits, we introduce a tiled qubit layout. Each
tile contains a pair of rough holes, and therefore represents one logical qubit. Additional tiles
are needed for ancillas as shown in Fig. 5.
Interestingly, the surface code does not need any SWAP operations to perform a CNOT
gate between logical qubits, even if they are far apart. CNOT operations can be done easily
between smooth and rough hole pairs by a braiding procedure where one of the rough holes
is “grown” and “shrunk” to move around a smooth hole in the other hole pair [18]. This
operation is illustrated in Fig. 7. Since our tiled layout only contains smooth holes, we
need to estimate the cost of a smooth-smooth CNOT between two smooth hole pairs. This
operation is a bit more complicated and requires additional ancilla space to perform smooth
to rough qubit conversion. Fig. 8 illustrates this. First the two ancillas are initialized, and
then three CNOT s are performed by braiding.
Similarly to the Bacon-Shor code, we require that the failure probability of the compu-
tation is below 50%. To achieve this, we need to choose a sufficiently large code distance d
(the number of qubits between the closest pair of holes in Fig. 5). We use the method of
Jones [8]. An estimate of d is obtained by solving 0.5N ≥ C1
(
C2
p
pth
)b d+12 c
for d, where 0.5/N
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Fig. 7. A smooth-rough CNOT gate. The time evolution of the smooth holes (dashed fill) and
rough holes (solid fill) is shown.
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Fig. 8. A smooth-smooth CNOT gate uses three smooth-rough CNOTs.
is the desired success probability divided by the number of logical gates in the algorithm, p
is the physical gate error rate, pth ≈ 0.01 is the threshold of the surface code, and C1 ≈ 0.13
and C2 ≈ 0.61 are constants.
The QuRE toolbox estimates resources in three key steps. First the number of physical
qubits is calculated. Second, the actual time needed to run the entire algorithm is determined.
Third, the number of physical gates is estimated. Physical qubits are calculated as follows.
First, we obtain the number of tiles by adding the number of logical qubits, ancillas to
support CNOT operations, and additional space for magic state distillation. We multiply
this number by the number of physical qubits needed to build a single tile. The total running
time is obtained by adding the cost of all elementary logical operations. Here we derive the
running time of the logical CNOT . For other operations see [3].
To estimate the running time of a logical CNOT gate, we first need to consider more
elementary operations. To perform error correction (EC), all syndromes must be measured d
times. The syndromes can be measured in parallel using the circuit in Fig. 6, and therefore
the time to perform the error correction time(EC) is equal to d times the sum of the time
to perform the state preparations, 4 CNOT gates, and the X and Z measurements. The
CNOT gate between a smooth and rough qubit can be performed in time 4 × time(EC) by
the braiding procedure shown in Fig. 7 because the error correction operation must be applied
after each hole expansion or contraction. A smooth logical qubit can be measured in the Z
basis and a rough qubit can be measured in the X basis, and each operation takes the time of
a physical measurement plus one error correction EC. Finally, the time needed to perform a
smooth-smooth CNOT gate, shown in Fig. 8, must be the sum of the time of three smooth-
rough CNOT s and the two measurements done in parallel (the ancilla state preparations are
performed offline): time(CNOT ) = 3× 4× time(EC) + time(M) + time(EC) where time(M)
represents a state measurement.
QuRE obtains the total physical gate count in two steps. First, an estimate is obtained by
calculating the number of gates needed to continuously perform the error correction operation
in the entire surface of the code for the time period needed to run the algorithm. This is done
by multiplying three terms: the number of error correction cycles, the number of elementary
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cells in the surface, and the number of operations needed to do an error correction for an
elementary cell. The last term simply consists of the gates in the two syndrome extraction
circuits of Fig. 6. In the second step, a refinement is performed by including the small number
of additional gates needed by logical operations.
3 Simulation Setup
Here we describe how we used the QuRE toolbox to obtain the numerical results in Section 4.
A more detailed description of the toolbox is in [3, 4].
3.1 Numerical Simulations with QuRE
Fig. 9 shows a schematic view of the QuRE toolbox. At the heart of the tool is the Main Loop,
which iterates over all specified quantum algorithms, quantum technologies, and quantum
error-correcting codes and calls all other modules.
A Technology Specification module describes properties of a particular physical quantum
technology. It specifies the time needed to carry out each physical gate, the error rate of the
worst gate, and information about memory error rate per unit time. Numeric characterization
of the three quantum technologies used in this work are in Subsection 3.2.
An Algorithm Specification module provides information about the number of logical
qubits a particular algorithm needs. Number of logical gates and simplified information
about the circuit parallelism are also specified by the module. Numeric inputs that we used
are summarized in Subsection 3.3.
QuRE Main Loop 
1.  Iterate over all combinations of algorithms, 
technologies, and error-correcting codes 
2.  Call concatenated code / surface code 
resource estimator 
Concatenated Code Resource 
Estimator 
i.  Find the optimal concatenation 
ii.  Estimate the number of 
physical qubits, running time, 
and physical gate count 
iii.  Add state distillation overhead 
iv.  Report results 
Surface Code Resource  
Estimator 
i.  Find the optimal code distance 
ii.  Estimate the total running time 
and number of physical qubits 
iii.  Estimate the total number of 
physical gates 
iv.  Report results 
Algorithm Spec. 
i.  # of logical qubits 
ii.  # of logical gates 
iii.  Circuit parallelism 
Technology Spec. 
i.  Gate times 
ii.  Gate fidelities 
iii.  Memory errors 
Error Correction Spec.	  
i.  Cost of each logical 
operation 
ii.  Additional cost of state 
distillation, etc. 
1.	   1.	   1.	  
2.	   2.	  
Fig. 9. Key Modules of the QuRE Toolbox.
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An Error Correction Specification module is provided for each supported quantum error-
correcting code. It quantifies the time and the number of physical gates needed to implement
a logical gate of each type at an arbitrary level of concatenation (or, in case of topological
codes, for an arbitrary code distance), as described in Section 2.
The Concatenated Code Resource Estimator and the Surface Code Resource Estimator
modules report the resources needed by the specific algorithm, technology, and concatenated
code loaded by the Main Loop. The module determines the minimum concatenation level or
code distance that is sufficient to complete the algorithm successfully with high probability,
and then estimates the cost of performing all logical operations fault-tolerantly.
3.2 Physical Quantum Technologies
We use models of quantum technologies and quantum control protocols that were studied by
Hocker et al. [19]. QuRE includes all twelve technologies from [19], and here we introduce
three of them. These three technologies are among the most promising candidates suitable
for building a large-scale quantum computer, representing a range of properties that a future
quantum computer may possess – very fast but error prone superconductors, slower but more
reliable ion traps, and neutral atoms with only average speed and average error properties.
Superconductors [10, 20]: The building block for qubits is the Josephson junction.
This technology suffers from relatively high errors due to radiation leakage into the Josephson
junction, circuit defects, and engineering limitations [19].
Ion Traps [11]: This technology is based on a 2D lattice of ions confined by electromag-
netic field. Lasers are applied to implement quantum gates. Errors are caused by intensity
fluctuations of the laser, resulting in low gate errors.
Neutral Atoms [21]: Qubits are represented by ultracold atoms trapped by light waves
in an optical lattice. The “ultracold” atom properties improve their noise resilience, but errors
arise from atomic motion inside the lattice.
The durations of the physical gates are shown in Table 1. The leftmost column shows
the one- and two-qubit gates, measurements and state preparations that can be performed.
Note that some gates can be constructed from more elementary operations in the quantum
hardware. For example, the SWAP gate could be constructed using three CNOT gates.
Reliability is another important property of the technologies. Table 2 summarizes the error
probability after applying the worst gate, as well as the probability of a bit flip per nanosecond
on an idle qubit.
The models of Hocker et al. [19] consider many details that a realistic computer must
posses, including a basic instruction set, errors due to qubit movement and decoherence, and
the use of currently known control protocols to optimize properties of quantum gates. While
the experimental demonstrations of these technologies to date have been limited to a small
scale and achieved error rates are typically worse, the parameters of the models used here
may be achievable in the future.
3.3 Shor’s Factoring Algorithm
In order to compare the properties of quantum error-correcting codes, we need to use a rep-
resentative quantum algorithm with the right “mix” of quantum gates and known parallelism
properties. For this purpose, we choose the Shor’s factoring algorithm [12] for factoring a 1024-
bit number. One variant of the algorithm requires approximately 1.68× 108 Toffoli gates and
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Table 1. The gate times (in ns) for all supported one- and two-qubit quantum gates.
Gate Superconductors Ion Traps Neutral Atoms
CNOT 22 120, 000 11, 370
SWAP 17 10, 000 34, 120
H 6 6, 000 2, 991
|+〉 prep. 100 16, 000 3, 991
|0〉 prep. 106 10, 000 1, 000
X meas. 16 106, 000 82, 991
Z meas. 10 100, 000 80, 000
X 10 5, 000 2, 667
Y 10 5, 000 2, 667
Z 1 3, 000 5, 532
S 1 2, 000 3, 125
T 1 1, 000 3, 125
Table 2. The probability of error of the worst gate and the probability of an error occurring on an
idle qubit per nanosecond for the three quantum architectures.
Error Superconductors Ion Traps Neutral Atoms
Gate 1.00× 10−5 3.19× 10−9 1.47× 10−3
Memory 1.00× 10−5 2.52× 10−12 not available
Table 3. Logical gate count for Shor’s algorithm factoring a 1024-bit number. A conservative
estimate of parallelization factors shown.
Gate Occurences Parallelism
CNOT 1.18× 109 1
H 3.36× 108 1
T or T † 1.18× 109 2.33
6, 144 logical qubits [5]. The number of gates of other types is negligible. We obtained an ap-
proximate logical gate count by decomposing the Toffoli gates into more elementary CNOT ,
H, T , and T † logical gates using the decomposition from [22]. The approximate gate count is
shown in Table 3. Note that these tables summarize the logical resource requirements of the
algorithms before the overhead of error correction is taken into account. The parallelism esti-
mate shown in Table 3 is a conservative estimate of how many of the gates can be performed
in parallel.
4 Numerical Comparisons of Concatenated and Topological Codes
Subsection 4.1 compares the resources required to run Shor’s factoring algorithm with the
Bacon-Shor and surface codes. Subsection 4.2 considers the error correction overhead of the
two codes as a function of the physical gate error rate of an abstract quantum technology.
Subsection 4.3 compares the gate composition of a typical logical circuit and fault-tolerant
circuits. Finally, Subsection 4.4 discusses the limitations of our methodology.
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4.1 Comparisons for Shor’s Algorithm
Table 4 shows the resources needed by Shor’s algorithm to factor a 1024-bit number. The
following quantities are shown:
• Execution time: the total time needed to obtain the correct result with high proba-
bility.
• No. qubits: the total number of physical qubits needed to build the quantum com-
puter.
• No. gates: the total number of gates executed by the quantum computer.
• Dominant gate: the most frequently occurring gate.
• Code distance or code concatenations: the distance for the surface code or the
number of concatenations for the Bacon-Shor code.
• Logical gate error: the error probability after performing one logical operation on a
single logical qubit.
• Logical gate time: the time in ns to perform the error-correcting operation on one
logical qubit.
Table 4. The resources needed to factor a 1024-bit number with Shor’s algorithm. Results shown
for the surface and Bacon-Shor codes on three technologies.
Technology
Neutral Supercond. Ion
Atoms Qubits Traps
Gate error 1× 10−3 1× 10−5 1× 10−9
Avg. gate time 19,000 ns 25 ns 32,000 ns
Execution time 2.62 years 10.81 hours 2.22 years
No. qubits 5.29× 108 4.57× 107 1.44× 108
No. gates 1.02× 1021 2.55× 1019 5.10× 1019
Dominant gate CNOT CNOT CNOT
Code distance 17 5 3 Surface code
Logical gate error 4.99× 10−11 2.95× 10−11 4.92× 10−15
Logical gate time 1.29× 105 ns 2.10× 102 ns 5.96× 105 ns
No. qubits per logical 3.73× 104 3.23× 103 1.16× 103
No. gates per logical 1.11× 105 9.60× 103 3.46× 103
Execution time N/A 5.10 years 57.98 days
No. qubits N/A 2.65× 1012 4.60× 105
No. gates N/A 1.16× 1032 4.07× 1018
Dominant gate N/A SWAP CNOT
Code concatenations N/A 5 1 Bacon-Shor code
Logical gate error N/A 3.42× 10−15 5.09× 10−14
Logical gate time N/A 1.42× 107 ns 7.27× 105 ns
No. qubits per logical N/A 2.82× 108 49
No. gates per logical N/A 1.18× 1011 79
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• No. qubits per logical: the size of a tile that stores one logical qubit.
• No. gates per logical: the number of gates required to perform the error-correcting
operation on the tile.
The data in Table 4 demonstrates some key differences between the Bacon-Shor and surface
codes. For the superconducting technology, the surface code offers running time on the order
of hours whereas the Bacon-Shor code requires several years to completion. In case of ion
traps, the situation reverses, and the concatenated Bacon-Shor code is much more efficient
than the surface code. The reason for this is that the Bacon-Shor code is very efficient with
just 1 or 2 concatenations, and therefore works well on ion traps which have a very low gate
error rate. On the other hand, the surface code works comparably well for any code distance
(i.e., for any gate error rate sufficiently below the threshold of the code), but the long gate time
of ion traps make the use of the code impractical. These observations are further supported
by results that we present next. Note that for technologies with high error rates, such as the
neutral atom technology, only the surface code can be used, as the error correction threshold
of the Bacon-Shor code is not met.
4.2 Comparisons for Different Technologies
Fig. 10 shows the crossover of the performance of the Bacon-Shor code and the surface code.
The plots were obtained by simulating performance for an abstract quantum technology with
gate error rates varying between 1× 10−10 and 1× 10−2 and physical gate durations fixed at
1, 000 ns. We also assume that the error correction by both codes needs to achieve a target
error rate of 1× 10−10, which is sufficiently low to complete factoring successfully with high
probability. The two vertical lines shown in the figure represent the thresholds of the Bacon-
Shor and surface codes at 2.02 × 10−5 and 1 × 10−2, respectively. The codes are ineffective
above the threshold. The shown time per logical operation and the number of physical gates
per logical gate are averages over all logical gate types weighted by their occurrence in the
most well-known quantum algorithms [23–29].
The crossover point of the time per logical operation, number of physical qubits per tile,
and the number of physical gates per logical gate in Fig. 10 is around 1× 10−7. The surface
code performs better for gate error rates above this value. The crossover occurs because the
overhead of the concatenated Bacon-Shor code rises exponentially with the concatenation
level, whereas it rises only moderately for surface codes. The last plot in Fig. 10 shows the
concatenation level and code distance needed for each physical gate error rate, and it explains
why the other metrics increase in steps.
Seeing how profound an effect the concatenation level and code distance have on the
resources, next we study how these values change as a function of varying target logical error
rate as well as varying physical gate error rate. The results are shown in Fig. 11. When
the physical gate error rate is lower or equal to the desired logical one, no error correction is
needed. This is shown as 0 levels of concatenation or 0 distance. The concatenation level or
code distance increases as logical error rate decreases and physical error rate increases until
the threshold of the quantum error-correcting code is exceeded.
Fig. 12 shows the duration of a logical operation with the Bacon-Shor and surface codes for
a few code distances and concatenation levels. The values are averages over all logical gate
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Fig. 10. Properties of error correction in an abstract quantum technology with physical gate error
varying between 1× 10−10 and 1× 10−2. Vertical lines indicate the error correction threshold of
the Bacon-Shor and Surface error-correcting codes. The target error rate for a logical operation
was chosen to be 1× 10−10.
types weighted by their occurrence in several representative quantum algorithms [23–29].
Concatenation level 0 in Fig. 12 means that no error correction is used, and the duration
of the operation is equal to the time of the physical gate. The figure was obtained for a
technology with physical gate time of 1, 000 ns. We observed that the logical gate time
increases exponentially with increasing concatenation level for the Bacon-Shor code, but it
only increases polynomially with increasing distance for the surface code.
4.3 Comparison of Gate Composition
Fig. 13 shows three pie charts with a breakdown of the gate types used by a circuit imple-
menting a typical quantum algorithm, and fault-tolerant circuits that use the Bacon-Shor and
surface codes. To capture the behavior in the typical case, the pie charts show average values
for the algorithms studied in the QuRE toolbox [23–29]. The pie charts do not show the gate
types that occurred with frequency lower than 0.01%.
Consistent with our expectation, SWAP gates are frequently used by the Bacon-Shor code
but not by the surface code. The Bacon-Shor code usess SWAP gates to move qubits inside
a tile before performing CNOT gates. In contrast, the surface code is fully local and CNOT s
are performed by braiding holes in the surface. We note that each SWAP gate can be replaced
by three CNOT gates, avoiding the use of the SWAP. However, physical movement of qubits
can lead to better performance in some physical technologies. We also observed in Fig. 13
that the logical circuit contains a large fraction of T gates and some S gates, whereas the
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Fig. 11. The required concatenation level and code distance of the Bacon Shor and surface codes
increase with increasing gate error of the physical technology and decreasing desired logical gate
error.
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Fig. 13. The gate types used in a typical logical circuit and a typical fault-tolerant circuit that
uses the Bacon-Shor and Surface codes all differ.
fraction of these gates in the fault-tolerant circuits is negligible. This is due to the fact that
complex state distillation and one or more rounds of error correction are need for each logical
S or T gate, and only a few applications of the S and T gate are needed. The frequently
occurring error-correcting operation does not use any S or T gates.
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4.4 Some Limitations
Our results obtained with the QuRE toolbox estimate the behavior of complex physical sys-
tems with millions of qubits and quantum gates and several choices of qualitatively different
quantum technologies, algorithms, and quantum error-correcting codes. The QuRE toolbox
must make a number of simplifying assumptions.
Simplified logical qubit movement: Because analyses of quantum algorithms typically
do not specify layout of the logical qubits, we are unable to determine the average distance
of logical qubits interacting in CNOT gates. Because concatenated codes require that these
interacting qubits be moved using logical SWAP gates to neighboring locations, we may be
underestimating the resources needed to do computation with concatenated codes.
Simplified error model: The toolbox assumes that all physical gates have an error
rate equal to the error rate of the worst gate. Simulations use the depolarizing error model.
These assumptions were made because the same assumptions were used in the literature that
estimates thresholds of quantum error-correcting codes that we use. For technologies in which
some gates are more reliable than others, it may be possible to use fewer concatenations
or smaller code distance. Furthermore, optimizations can be made for cases with highly
asymmetric error rates (e.g. when phase shift errors are much more likely than bit flips).
Such optimizations for the Bacon-Shor code were done in [30,31].
Abstract models of quantum technologies: The toolbox assumes that all quantum
technologies can be fully described by specifying physical gate times and errors, and that
qubits are arranged in a two-dimensional plane and neighboring qubits can always interact.
In reality, the placement and movement of qubits is more restrictive, requiring additional
resources to carry out two-qubit gates. A simple calculation that is specific to each particular
technology allows us to estimate the additional overhead.
Conservative estimate of circuit parallelism: Resource reduction could be obtained
by aggressive optimizations of the logical quantum circuits. In particular, we believe that
many more logical gates can be performed in parallel. However, studying specific properties
of any quantum algorithm is beyond the scope of this work.
‘Safe’ choices for a range of parameters: Our estimates use accepted methods such
as performing error correction in case of concatenated codes after execution of every logical
gate, and we also require that the quantum algorithm finishes successfully with high proba-
bility. Lower resource requirements could be achieved by relaxing these requirements. The
distillation overhead of the surface code can be reduced by adjusting the code distance to the
distillation level, as is suggested in [32].
5 Conclusion
In this article we analyzed the performance of concatenated and topological error-correcting
codes. We found out that topological error correction works better for less reliable physical
technologies, but concatenated codes are preferable for technologies with very low error rates.
The decision which code to use depends on a number of parameters, and our work provides
the tools necessary to perform simulations and systematically explore the design space. As
the error rates of future quantum technologies are likely to improve, future research of error
correction should focus on reducing the overhead of topological codes at low error rates. On
the experimental side, we believe that fabricating one of two possible quantum technologies
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may be desirable. One of these technologies has unreliable quantum gates with error rates
below the threshold of topological codes, but it has a very fast clock speed. Another good
choice would be a reliable technology where slower clock speed is compensated by good support
of qubit movement and extremely low error rates that allow efficient error correction with just
a few concatenations of concatenated codes.
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